Asymmetric resistor terminal

H - Electricity – 01 – C

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

H01C 7/00 (2006.01) H01C 1/142 (2006.01) H01C 17/00 (2006.01) H05K 3/34 (2006.01) H05K 1/02 (2006.01)

Patent

CA 2236319

A chip resistor (30) includes a substantially rectangular substrate (32) of an insulating material having opposed substantially flat top and bottom surfaces (34, 36) and edges (38) extending between the top and bottom surfaces (34, 36). A layer (40) of a resistance material is on the top surface (34) of the substrate (32). Separate termination layers (42, 44) of a conductive material are on the top surface (34) of the substrate (30) and contact the resistance layer (40) at opposite end thereof. Each of the termination layers (42, 44) extends across an edge of the substrate and over a portion of the bottom surface (36) of the substrate (30). The total area of the portions (42b, 44b) of the termination layers (42, 44) on the bottom surface (36) of the substrate (30) is greater than the total area of the portions (42a, 44a) of the termination layers (42, 44) on the top surface (34) of the substrate (30) so that the spacing between the ends of the portions (42b, 44b) of the termination layers (42, 44) on the bottom surface (36) of the substrate (30) is smaller than the spacing between the ends of the portions (42a, 44a) of the termination layers (42, 44) on the top surface (34) of the substrate (30).

Cette invention concerne une résistance pour puce électronique (30), laquelle résistance comprend un substrat globalement rectangulaire (32) possédant des surfaces supérieure et inférieure opposées et sensiblement planes (34, 36), ainsi que des rebords (38) séparant lesdites surfaces supérieure et inférieure (34, 36). Une couche d'un matériau résistant (40) est disposée sur la surface supérieure (34) du substrat (32). Des couches de connexion distinctes (42, 44) faites d'un matériau conducteur sont disposées sur la surface supérieure (34) du substrat (30), et entrent en contact avec la couche faisant résistance (40) au niveau des extrémités opposées de cette dernière. Chaque couche de connexion (42, 44) déborde sur un rebord du substrat et recouvre une partie de la surface inférieure (36) dudit substrat (30). La surface totale des parties (42b, 44b) des couches de connexion (42, 44) sur la surface inférieure (36) du substrat (30), est supérieure à la surface totale des parties (42a, 44a) des couches de connexion (42, 44) sur la surface supérieure (34) dudit substrat (30), ceci de manière à ce que l'espace séparant les extrémités des parties (42b, 44b) des couches de connexion (42, 44) sur la surface inférieure (36) du substrat (30), soit inférieur à l'espace séparant les extrémités des parties (42a, 44a) des couches de connexion (42, 44) sur la surface supérieure (34) dudit substrat (30).

LandOfFree

Say what you really think

Search LandOfFree.com for Canadian inventors and patents. Rate them and share your experience with other people.

Rating

Asymmetric resistor terminal does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Asymmetric resistor terminal, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Asymmetric resistor terminal will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFCA-PAI-O-1697615

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.