Bi-directional data bus scheme with optimized read and write...

Details Bi-directional data bus scheme with optimized read and write... Bi-directional data bus scheme with optimized read and write...

G - Physics

06

F

G06F 13/16 (2006.01) G11C 7/10 (2006.01)

Patent

CA 2217375

A bi-directional global data bus scheme for use in a random access memory which optimizes the performance of the data path for read and write operations while offering a uniform read and write frequency to the external processor or controller is presented. The system makes use of a dual local data bus structure which allows the column address to change on every clock cycle since the two parallel local data paths are activated on alternate clock cycles and therefore operate at half the nominal operating frequency. For the read operation, the global data buses operate differentially at the nominal operating frequency. For the write operation, the global data buses operate at half the nominal operating frequency with each global data bus of a complementary data bus pair being dedicated to either one or the other local data paths for every other clock cycle. By implementing this scheme internally, a uniform read or write operating frequency is seen by the microprocessor, thereby simplifying its interface with the memory.

Affiliated with

Also associated with

Rating

Bi-directional data bus scheme with optimized read and write... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bi-directional data bus scheme with optimized read and write..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bi-directional data bus scheme with optimized read and write... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1689093