Bicmos write-recovery circuit

Details Bicmos write-recovery circuit Bicmos write-recovery circuit

G - Physics

11

C

352/82.3

G11C 11/413 (2006.01) G11C 11/419 (2006.01)

Patent

CA 1314989

8332-190 / 53.1119 BiCMOS WRITE-RECOVERY CIRCUIT ABSTRACT OF THE DISCLOSURE A BiCMOS write-recovery method and circuit for recovering bit lines in a digital memory system provides approximately 1 nS recovery time and allows a 256K BiCMOS SRAM to achieve 10 nS access time. All bit lines in the memory system connected to a column not being read are held at a high potential, approximately equal to the upper power supply. During a write, one bit line is pulled low and its complementary bit line is clamped with a bipolar transistor to an intermediate potential, thereby preloading the complementary bit line. Following a write, the bit line that was pulled low is pulled up with a bipolar transistor to the intermediate voltage. Simultaneously, the bit line and the complementary bit line are shunted together, then returned to the high potential. Undesired bootstrap capacitance effects in the bipolar transistors are minimized by connecting a plurality of pull-up transis- tors in parallel, and by feeding the clamping transistors with low impedance drivers. RCC0224:ms

589761

Affiliated with

Also associated with

Rating

Bicmos write-recovery circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bicmos write-recovery circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bicmos write-recovery circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1212993