G - Physics – 06 – F
Patent
G - Physics
06
F
G06F 7/38 (2006.01) G06F 7/52 (2006.01) G06F 7/552 (2006.01)
Patent
CA 2045662
2045662 9110189 PCTABS00006 A method and a high speed processor (HSP) incorporating that method are set forth for processing signals representing outputs generated by remainderless division algorithms (102) and remainderless square root algorithms so as to obtain rounded outputs (112) conforming to the IEEE 754-1985 binary floating point arithmetic standard. The method and procedure of the present invention allow the solutions of floating-point computations to be rounded such that sign bits, as well as binary bits, of the rounded results are in full compliance with all guidelines of the stated standard.
Lindsley Brett Louis
Liu Clif
Gowling Lafleur Henderson Llp
Motorola Inc.
LandOfFree
Binary floating point arithmetic rounding in conformance... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Binary floating point arithmetic rounding in conformance..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Binary floating point arithmetic rounding in conformance... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1387962