G - Physics – 06 – F
Patent
G - Physics
06
F
354/182
G06F 7/52 (2006.01) G06F 7/49 (2006.01) H03M 7/00 (2006.01)
Patent
CA 1089569
BINARY MULTIPLIER CIRCUIT INCLUDING CODING CIRCUIT Abstract of the Disclosure A binary multiplier circuit wherein the product is expressed in coded form as soon as the linear (or non-coded) product is produced. When a twelve-bit binary number is multiplied by another twelve-bit binary number a twenty-four bit binary number is produced. The twenty-four bit product can be coded as an unsigned seven-bit binary number (µ-255 code) as follows. The number 33 x 211 in binary form is added to the linear product to form an augmented product. The number of leading zeroes in the augmented product is counted and the base-minus-one complement of the count is used for the three most significant bit positions of the coded product. The four next most significant bits of the augmented product, after the most significant logic 1, are used for the four least significant bit positions of the coded product. Suitable circuitry is described which allows the coding process, just described, to take place while the linear product is in the process of being formed, and produces the coded result when the final linear product is completed. - i -
301370
Ciancibello Carmine A.
Munter Ernst A.
Hogeboom Robert C.
Northern Telecom Limited
LandOfFree
Binary multiplier circuit including coding circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Binary multiplier circuit including coding circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Binary multiplier circuit including coding circuit will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-407134