G - Physics – 06 – F
Patent
G - Physics
06
F
G06F 7/52 (2006.01)
Patent
CA 2055900
A binary integer multiplier including a plurality of adder stages, each of such adder stages including a plurality of cells equal to a number of bits in anoperand, each of such adder stage including a pair of full adders capable of receiving six input bits and producing two result bits at the significance level of the cell and two carry bits at the next higher significance level, apparatus interconnecting the bits indicating partial products to the input terminals of a cell at each significance level, apparatus interconnecting the carry output terminalsof a cell to input terminals of the cell at the next significance level, apparatus interconnecting one carry output terminal of a cell to any unused input terminalat a cell of a particular stage at which only three input signals are provided, and apparatus interconnecting the result terminals of each cell to the input terminals of the cell at the same significance level at the next adder level.
Riches Mckenzie & Herbert Llp
Sun Microsystems Inc.
LandOfFree
Binary tree multiplier constructed of carry save adders... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Binary tree multiplier constructed of carry save adders..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Binary tree multiplier constructed of carry save adders... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1487142