G - Physics – 06 – F
Patent
G - Physics
06
F
354/233
G06F 15/16 (2006.01) G06F 9/44 (2006.01) G06F 15/173 (2006.01) G06F 15/80 (2006.01) G06F 17/30 (2006.01) G06N 5/00 (2006.01) G06F 11/00 (2006.01) G06F 11/10 (2006.01) G06F 11/14 (2006.01) G06F 11/16 (2006.01) G06F 11/22 (2006.01)
Patent
CA 1291828
ABSTRACT OF THE DISCLOSURE A plurality of parallel processing elements are connected in a binary tree configuration, with each processing element except those in the highest and lowest levels being in communication with a single parent processing element as well as first and second (or left and right) child processing elements. Each processing element comprises a processor, a read/write or random access memory, and an input/output (I/O) device. The I/O device provides interfacing between each processing element and its parent and children processing elements so as to provide significant improvements in propagation speeds through the binary tree. The I/0 device allows the presently preferred embodiment of the invention to be clocked at 12 megahertz, producing in the case of a tree of 1023 processors, each having an average instruction cycle time of 1.8 s, a system with a raw computational throughput of approximately 570 million instructions per second. The I/O device communicates data and queries from the root processing element to all other N processing elements in the array in one processor instruction cycle instead of in O(log2N) processor instruction cycles as in prior art binary tree arrays. Primitive queries are executed in parallel by each processing element and the results made available for reporting back to the root processing element. In several important cases, these results can be combined and reported back to the root processing element in a single processor instruction cycle instead of in O(log2N) processor instruction cycles as in prior art binary tree arrays. Thus, the elapsed time for a broadcast and report operation is in effect a constant time regardless of the number of processors in the array.
545782
Miranker Daniel P.
Stolfo Salvatore J.
G. Ronald Bell & Associates
Miranker Daniel P.
Stolfo Salvatore J.
The Trustees Of Columbia University In The City Of New York
LandOfFree
Binary tree parallel processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Binary tree parallel processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Binary tree parallel processor will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1175316