Bit gating for efficient use of rams in variable plane displays

Details Bit gating for efficient use of rams in variable plane displays Bit gating for efficient use of rams in variable plane displays

G - Physics

09

G

375/4

G09G 1/16 (2006.01) G09G 5/395 (2006.01)

Patent

CA 1309199

BIT GATING FOR EFFICIENT USE OR RAMS IN VARIABLE PLANE DISPLAYS ABSTRACT OF THE DISCLOSURE Apparatus for serializing 2M parallel outputs of an all points addressable memory into successive data groups, each data group corresponding to a respective value for a pixel in an image wherein the bit-length of the pixel value is se- lectable, the apparatus comprising: a gate circuit having (i) 2M parallel input junctions connected to the outputs of the memory and (ii) 2N output junctions, wherein the gate circuit selectively converts each set of 2M parallel inouts at said input junctions into 2M-n successive data groups, each group having a bit-length of 2n bits, wherein each group is transmitted to 2n of the 2N out put junctions; and a communi- cation element for conveying to the gate circuit a signal which controls the bit-length 2n of data groups, wherein n is an integer 1 ? n ? N ? M.

579392

Affiliated with

Also associated with

Rating

Bit gating for efficient use of rams in variable plane displays does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bit gating for efficient use of rams in variable plane displays, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bit gating for efficient use of rams in variable plane displays will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1318111