Bitline precharge

Details Bitline precharge Bitline precharge

G - Physics

11

C

G11C 7/12 (2006.01) G11C 7/18 (2006.01) G11C 15/00 (2006.01) G11C 15/04 (2006.01)

Patent

CA 2345845

An architecture and method for fast precharge of bitlines in a densely packed, dynamic content addressable memory is disclosed. The dynamic content addressable memory cells are arranged according to an open bitline architecture to obtain high packing density. The bitlines are precharged through equalization between every two adjacent open bitline pairs. More specifically, a bitline and its adjacent neighbouring bitline on the same side of the bitline sense amplifiers are equalized at several locations along the bitlines such that they are equalized at high speed, which is typically not available in open bitline architectures. Hence the adjacent bitlines are precharged in a manner similar to a folded bitline architecture. Additional equalization circuits are connected between the complementary bitlines of each open bitline pair, therefore during the precharge phase, all four bitlines of the two open bitline pairs are equalized with each other. To ensure that all four bitlines equalize to the midpoint voltage level, complementary logic levels are written to the bitlines prior to equalization.

Affiliated with

Also associated with

Rating

Bitline precharge does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bitline precharge, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bitline precharge will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-2029279