Buffer queue write pointer control circuit notably for...

Details Buffer queue write pointer control circuit notably for... Buffer queue write pointer control circuit notably for...

H - Electricity

04

L

344/25

H04L 12/56 (2006.01)

Patent

CA 1319184

ABSTRACT OF THE DISCLOSURE The circuit embodying the invention comprises a pointer memory memorizing J=16 decremented write pointers associated with J=16 buffer queues. A channelling word supplied conjointly to incoming data and indicating the buffer queue in which this data is to be written, addresses the corresponding decremented write pointer. The write pointer and the channelling word form a write address for a buffer memory used as a medium for the J=16 queues. A comparator detects equality between the write pointer and the read pointer and in this case inhibits the acceptance of the incoming data which would overlay data not yet read. Logic means associated with the comparator control the updating, by possible incrementation, of the write pointer values contained in the pointer memory, after each data read in the buffer queues. This circuit is particularly well suited for use in an asynchronous self-channelling packet time-division switching system.

586738

Affiliated with

Also associated with

Rating

Buffer queue write pointer control circuit notably for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Buffer queue write pointer control circuit notably for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Buffer queue write pointer control circuit notably for... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1293921