G - Physics – 06 – F
Patent
G - Physics
06
F
354/237
G06F 12/06 (2006.01)
Patent
CA 1252575
- 13 - Abstract of the Disclosure In a computer having a central processing unit (CPU), a common bus, a plurality of input and output devices which are connected to the common bus and which have an intrinsic I/O device address, individually, and a bus control gate array, the bus control gate array according to the present invention includes an I/O device address decoder. The I/O device address decoder comprises a plurality of gates and decodes an I/O device address supplied from the CPU to produce a control signal for selecting the designated I/O device thereto.
483946
Arima Shigemi
Iijima Etsuo
Katayama Hideji
Miyashita Kazuhiro
Nakada Takaski
Data General Corporation
Goudreau Gage Dubuc
LandOfFree
Bus control gate array does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bus control gate array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus control gate array will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1191080