C-mos arithmetic - logic unit

Details C-mos arithmetic - logic unit C-mos arithmetic - logic unit

G - Physics

06

F

328/127

G06F 7/48 (2006.01) G06F 7/575 (2006.01)

Patent

CA 1278834

Abstract An arithmetic logic unit has elementary cells performing logical addition, one for each pair of operand bits, which are optimized for carry propagation speed and are controlled by auxiliary logic allowing them to perform additional operations; the unit further comprises a control signal generating circuit, subdivided into a first part, adjacent the elementary cell handling the least significant operand bits, which generates an operation selection signal for all the cells, and a second part, adjacent the elementary cell handling the most significant operand bits which generates control signals for the auxiliary logic of each elementary cell.

567933

Affiliated with

Also associated with

Rating

C-mos arithmetic - logic unit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with C-mos arithmetic - logic unit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and C-mos arithmetic - logic unit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1280717