Cache invalidation mechanism for multiprocessor systems

Details Cache invalidation mechanism for multiprocessor systems Cache invalidation mechanism for multiprocessor systems

G - Physics

06

F

354/233

G06F 11/28 (2006.01) G06F 12/08 (2006.01) G06F 13/36 (2006.01)

Patent

CA 1209271

ABSTRACT There is disclosed, for use in a digital computer system having a common communications path interconnecting a plurality of devices, including devices having local memory accessible without use of said path and cache memory for storing data communicated over said path from said local memory, the improvement which comprises a device which maintains the integrity of cached data, the device including: means for selectively registering accesses on the path to the local memory by devices having cached memory associated there- with, and means responsive to the registering means for notifying cached memory devices of non-path accesses to the local memory.

463720

Affiliated with

Also associated with

Rating

Cache invalidation mechanism for multiprocessor systems does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cache invalidation mechanism for multiprocessor systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache invalidation mechanism for multiprocessor systems will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1167682