G - Physics – 06 – F
Patent
G - Physics
06
F
354/230.8
G06F 9/00 (2006.01) G06F 9/30 (2006.01) G06F 9/355 (2006.01) G06F 9/38 (2006.01)
Patent
CA 1114515
Application of William D. Strecker, Thomas N. Hastings, Richard F. Lary, David P. Rodgers and Steven H. Rothman Relating to CENTRAL PROCESSOR UNIT FOR EXECUTING INSTRUCTIONS OF VARIABLE LENGTH Abstract of the Disclosure. A digital data processing system with a central processor for responding to diverse instructions characterized by having variable length. Each instruction includes an operation code. Certain instructions also include one or more operand specifiers. Each operand specifier can comprise one or more data bytes. Each instruction passes to an instruction buffer. Control circuitry in the central processor decodes the operation code and, in succession, each operand specifier byte. The operand specifiers and information derived from the operation code concerning each operand specifier are combined to obtain the address from which the operand is to be retrieved or to which an operand is to be transferred. Central processor response to an instruction for adding two addends located in first and second storage locations and storing the sum in a third location and instructions for calling a subroutine and returning from the subroutine to the calling routine are disclosed.
314183
Hastings Thomas N.
Lary Richard F.
Rodgers David P.
Rothman Steven H.
Strecker William D.
Digital Equipment Corporation
Smart & Biggar
LandOfFree
Central processor unit for executing instructions of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Central processor unit for executing instructions of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Central processor unit for executing instructions of... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-61015