Chip test condition selection method and apparatus

Details Chip test condition selection method and apparatus Chip test condition selection method and apparatus

G - Physics

06

F

354/230

G06F 9/26 (2006.01)

Patent

CA 1298412

ABSTRACT OF THE DISCLOSURE A microprocessor integrated circuit chip includes a plurality of functional areas containing a large number of widely distributed signal sources. An on-chip selection network is distributed on the chip which enables the selection of signals from the large number of sources under microinstruction control without any decrease in chip performance. The network includes an access bus which is distributed to the functional areas as a function of the concentration of signals provided by the sources. Individual decoders are strategically located on the chip and connect in common to a control bus. Each decoder connects to a plurality of switches for linking the sources of functional area to the access bus. A selector circuit terminates the access bus at one end. Under microprogram control, the selector circuit is enabled to select which final source signal is applied to the functional area containing branching circuits for selecting a next microinstruction to be executed by the microprocessor.

562478

Affiliated with

Also associated with

Rating

Chip test condition selection method and apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Chip test condition selection method and apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Chip test condition selection method and apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1242074