Circuit for dropping and inserting control bytes in sdh frames

Details Circuit for dropping and inserting control bytes in sdh frames Circuit for dropping and inserting control bytes in sdh frames

H - Electricity

04

L

H04L 12/56 (2006.01) H04J 3/08 (2006.01) H04J 3/16 (2006.01) H04Q 11/04 (2006.01)

Patent

CA 2277463

Circuit for dropping, inserting and elaborating control bytes in time division multiplexed frames, specifically SDH frames, where said control bytes are contained in overhead sequences of container sequences representing multiplexed tributary flows in said time division multiplexed frames, and where said drop, insert and elaboration circuit elaborates said control bytes to build operating statuses of the tributaries using storing means for such an elaboration. According to the present invention, said control byte drop, insert and elaboration circuit (1) comprises an arithmetical logic unit (U) operating in association with storing means comprising an external memory circuit (ERM).

Affiliated with

Also associated with

Rating

Circuit for dropping and inserting control bytes in sdh frames does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit for dropping and inserting control bytes in sdh frames, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for dropping and inserting control bytes in sdh frames will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1756929