H - Electricity – 04 – J
Patent
H - Electricity
04
J
363/17
H04J 3/24 (2006.01)
Patent
CA 1073127
CLOCK GATED DIGITAL DATA ENCODING CIRCUIT BY EARL R. WINKELMANN AND ROBERT S. BRIGGS, JR. "Abstract of the Disclosure" A digital data encoding circuit for use in a one-way transmission system utilizes three 8-bit multiplexers to generate and transmit a 64-bit message. Each bit in the message comprises a 4-chip, or time slot, code that includes an embedded clock therein. The encoding circuit repetitively generates the 64-bit coded message but only enables transmission of one message during periodically recurring intervals. In the event a priority message is sensed, the time between the intervals is reduced so that the rate of message transmission is increased.
250597
Briggs Robert S. (jr.)
Winkelmann Earl R.
Na
Spectradyne
LandOfFree
Clock gated digital data encoding circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Clock gated digital data encoding circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock gated digital data encoding circuit will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-115458