Clock system having adaptive synchonrization feature

Details Clock system having adaptive synchonrization feature Clock system having adaptive synchonrization feature

H - Electricity

03

K

354/231

H03K 5/159 (2006.01) G06F 1/10 (2006.01)

Patent

CA 1095629

ABSTRACT A clock cycle is provided by a delay device, the output of which is coupled via an inverter to the input thereof, which inverter is combined in a gate structure so as to enable such clock cycle and derivative clock pulses coupled to be generated as a signal passes through the delay device. The gate structure is coupled to receive a so-called stall signal in- hibiting the clock system from generating an output. The stall signal so inhibits such clock system only after the present clock cycle is completed. Further, the gate structure is coupled so that a stall signal received and then cleared before the end of the clock cycle will have no effect on the system. The system also responds to a removal or clearing of a stall signal by immediately beginning another clock cycle after the relatively insignificant delay introduced by the gate structure. -1-

282471

Affiliated with

Also associated with

Rating

Clock system having adaptive synchonrization feature does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock system having adaptive synchonrization feature, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock system having adaptive synchonrization feature will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-279819