Comparator circuit and method

Details Comparator circuit and method Comparator circuit and method

G - Physics

01

R

328/166

G01R 19/165 (2006.01) G06F 7/02 (2006.01)

Patent

CA 1166706

COMPARATOR CIRCUIT AND METHOD Abstract of the Disclosure A magnitude comparator circuit is provided for determining the largest binary number, out of a plurality of binary numbers received bit-serially, in parallel. A latch is used to store the results of the comparison and is initialized to an all logic 0 state. The latch has a unique one-bit location corresponding to each number being compared, and a logic O stored in the latch indicates that the number corresponding thereto is still in contention (i.e remains a candidate) for being the largest, and a logic 1 indicates it has been eliminated from contention. As the numbers are received bit by bit (most significant bits first) the bits are applied to gating circuits, one for each number, which invert the bits and store the inverted result in the latch. The exceptions to this are twofold; a) when a number has already been eliminated from contention, as indicated by a logic 1 stored in the latch corresponding to that number, it remains a logic 1; and b) when the remaining candidates all have a binary 0 in an equal significant bit location no choice is of course possible and the aforestated inversion does not take place and the contents of the latch are simply recycled. -i-

380396

Affiliated with

Also associated with

Rating

Comparator circuit and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Comparator circuit and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Comparator circuit and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1088190