Composite clock signal

Details Composite clock signal Composite clock signal

H - Electricity

04

L

H04L 7/04 (2006.01) H03K 5/135 (2006.01) H03L 7/095 (2006.01) H04J 3/06 (2006.01) H04L 7/033 (2006.01)

Patent

CA 2159190

The present invention provides a composite clock signal, CLSY, which with one single signal distributes both clock signal and synchronizing signal, wherein the detection of this synchronizing signal in a subsequent bit clocking generator for a high bit clocking frequency means that any time jitter that may exist on the edges of the clock signal will not influence the definition of the locally obtained synchronizing signal, wherein each data bit frame defined by the synchronizing signal will always include the exact number of data bits at the bit clocking frequency. The bit clocking generator includes basically a PLL-circuit, a dividing circuit and a shift register and a logic gate for generating from the CLSY-signal the bit clocking signal with its frame reference, wherein there is obtained from the bit clocking generator in addition to the bit clocking frequency a synchronizing pulse which has high precision in relation to both the high frequency system clock and also in relation to an external time domain transferred through the composite reference signal.

Affiliated with

Also associated with

Rating

Composite clock signal does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Composite clock signal, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Composite clock signal will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-2075962