Computer system speed control using memory refresh counter

Details Computer system speed control using memory refresh counter Computer system speed control using memory refresh counter

G - Physics

06

F

G06F 1/04 (2006.01) G06F 12/08 (2006.01) G06F 13/42 (2006.01)

Patent

CA 2160328

A computer system which provides for slowing the effective speed of a microprocessor. The microprocessor includes a disabling input that when deactivated disables operations of the microprocessor on the processor bus. A computer system according to the invention periodically deasserts this signal with the certain duty cycle, allowing the microprocessor to continue to perform necessary functions at an effective rate compatible with older microprocessors, but never requiring an actual clock frequency change. This periodic deassertion is performed in response to a memory refresh counter that periodically counts down to zero and is reloaded. By comparing an input/output register with the refresh counter, and by adjusting the input/output register, the deasserting signal to the processor is periodically deasserted with a selectable duty cycle.

Affiliated with

Also associated with

Rating

Computer system speed control using memory refresh counter does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Computer system speed control using memory refresh counter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system speed control using memory refresh counter will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1449287