Control, reduction and equalization of delays in a low-side...

Details Control, reduction and equalization of delays in a low-side... Control, reduction and equalization of delays in a low-side...

H - Electricity

03

K

H03K 17/04 (2006.01) H03K 17/0412 (2006.01) H03K 17/16 (2006.01)

Patent

CA 2120868

CONTROL, REDUCTION AND EQUALIZATION OF DELAYS IN A LOW- SIDE DRIVER STAGE" A B S T R A C T The turn-off delay time of a low-side driver (output power transistor), may be independently reduced and eventually made identical to the turn-on delay time by employing an auxiliary current generator that may be controlled by the same switching signal that controls a current generator employed for discharging the control node of the low-side driver, in order to provide an augmented discharging current during a first phase of a turn-off process. The contribution to the capacitance discharge current provided by said third current generator is automatically interrupted by means responsive to the voltage present on the driving node of the low-side driver, when it approaches saturation.

Affiliated with

Also associated with

Rating

Control, reduction and equalization of delays in a low-side... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Control, reduction and equalization of delays in a low-side..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Control, reduction and equalization of delays in a low-side... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1602742