Control store memory read error resiliency method and apparatus

Details Control store memory read error resiliency method and apparatus Control store memory read error resiliency method and apparatus

G - Physics

06

F

354/224

G06F 11/14 (2006.01) G06F 11/10 (2006.01)

Patent

CA 1240067

ABSTRACT OF THE DISCLOSURE A method and apparatus for a microinstruction controlled unit to recover from a read error in reading microinstructions from a control store. The method provides for the overlapping of the execution of a current microinstruction while the next microinstruction is being addressed and read from the control store. Execution of the current microinstruction is begun before it is known whether or not it was read without error. The apparatus provides for aborting the execution of the current microinstruction with the read error and the next microinstruction. During the aborted execution of the next microinstruction, the current microinstruction is reread from the control store and then executed while the next microinstruction is being reread. The execution of microinstructions is aborted in a manner that does not alter the state of the microinstruction controlled unit beyond the point that would inhibit the re-execution of the aborted microinstructions.

493344

Affiliated with

Also associated with

Rating

Control store memory read error resiliency method and apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Control store memory read error resiliency method and apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Control store memory read error resiliency method and apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1174056