Current-mirror-biased pre-charged logic circuit

H - Electricity – 03 – K

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

328/200

H03K 17/16 (2006.01) G05F 3/24 (2006.01) H03K 19/017 (2006.01) H03K 19/094 (2006.01)

Patent

CA 1261010

ABSTRACT Current-mirror circuitry is utilized on a MOS integrated circuit for regulating the amount of current entering the pre-charged nodes of a pre-charged logic circuit. The current-mirror circuitry involves a series of bias transistors, each extending in parallel with a respective one of the pre-charge transistors, and a bias current circuit. The bias current circuit is formed by a transistor and a resistance element which are serially connected across the power supply of the logic circuit. The gate of the bias circuit transistor is connected to the gates of the bias transistors, and the current passing through each bias transistor depends upon the relative dimensions between that transistor and the respective bias circuit transistor. The value of the resistance element determines the amount of current passing through the bias circuit transistor and therefore through the bias transistors.

548822

LandOfFree

Say what you really think

Search LandOfFree.com for Canadian inventors and patents. Rate them and share your experience with other people.

Rating

Current-mirror-biased pre-charged logic circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Current-mirror-biased pre-charged logic circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Current-mirror-biased pre-charged logic circuit will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFCA-PAI-O-1181518

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.