Data-bit redundancy for semiconductor memories

Details Data-bit redundancy for semiconductor memories Data-bit redundancy for semiconductor memories

G - Physics

11

C

G11C 11/34 (2006.01) G11C 7/00 (2006.01)

Patent

CA 2223222

This invention provides a data bit redundancy method and apparatus that permits the replacement of faulty bitlines on a data bit basis as opposed to a column address basis. This invention provides a semiconductor memory device having memory cells arranged in columns and rows. Normal local data lines are connected to a global data line via a first switch. A redundant memory data line is connected to the global data line via a second switch. A control generating first and second control signals are coupled to the respective first and second switches for operating the switch in response to a status of a fuse component, whereby when the fuse is intact the normal data lines are connected to the global data line and when the fuse is blown the redundant data lines are connected to the global data line, thus not requiring additional redundancy address decoding circuitry.

Affiliated with

Also associated with

Rating

Data-bit redundancy for semiconductor memories does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data-bit redundancy for semiconductor memories, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data-bit redundancy for semiconductor memories will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1871707