Data bus control circuit and technique including data...

Details Data bus control circuit and technique including data... Data bus control circuit and technique including data...

G - Physics

06

F

354/232

G06F 13/40 (2006.01)

Patent

CA 1325284

DATA BUS CONTROL CIRCUIT AND TECHNIQUE INCLUDING DATA LATCHING FOR OPTIMIZING BUS UTILIZATION Abstract Of The Disclosure A means and method for optimizing bus utilization is disclosed. In addition to traditional computer system components, one or more latch circuits are coupled to a computer data bus. The latch circuits latch data states on the data bus after the bus has been driven to a desired state by a system driver node. Tri-state drivers are preferred. Once a data state has been latched, the associated driver may be disabled without affecting the data state on the bus. The data state may then be sampled at any time, and the integrity of the data state is preserved, until a new data state is driven onto the bus by a driver node. The latch circuit parameters allow any system driver to readily overcome the latch action, yet preserve the driven data state as logically valid until it is overwritten. Data sampling from the bus is restricted solely during driver enable periods. Bus utilization is optimized without undue sacrifices in system power requirements.

597562

Affiliated with

Also associated with

Rating

Data bus control circuit and technique including data... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data bus control circuit and technique including data..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data bus control circuit and technique including data... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1228006