G - Physics – 06 – F
Patent
G - Physics
06
F
354/18
G06F 11/16 (2006.01) G05B 9/02 (2006.01) G05B 9/03 (2006.01) G05D 1/00 (2006.01) G06F 13/28 (2006.01) G06F 11/00 (2006.01)
Patent
CA 1244132
ABSTRACT OF THE DISCLOSURE A direct memory access (DMA) system with a single bus architecture for controlling data transfers and storage between plural digital processors and plural Input/Output devices. Limiters are included for disabling access to the bus of a processor whose access time exceeds a predetermined time interval. A time governor is included to suppress processor access to the bus when total processor access time in a data communication cycle has exceeded a predetermined time interval. The input and output devices are coupled to the bus through interface isolation circuits that prevent faults in the input and output devices from propagating to the system to cause total system failure. An input or output device fault can only result in erroneous data being provided to a location of the DMA memory reserved for the faulted device. The DMA memory is protected by a Write-Protect Decoding Circuit that prevents processor writing into prohibited areas of the memory.
507201
Smart & Biggar
Sperry Corporation
LandOfFree
Data control system for digital automatic flight control... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data control system for digital automatic flight control..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data control system for digital automatic flight control... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1208242