G - Physics – 06 – F
Patent
G - Physics
06
F
354/241
G06F 13/14 (2006.01) G06F 9/38 (2006.01) G06F 15/78 (2006.01)
Patent
CA 2013109
A data processing apparatus includes an instruction issuing unit, an interval holding unit, a passing control unit, and a nullification processing unit. The instruction issuing unit tentatively issues a vector store instruction having no definitive data as an instruction not subjected to actual vector store processing. The interval holding unit obtains and holds a store interval block address to be operated by the vector store instruction tentatively issued from the instruction issuing unit. The passing control unit compares a block address indicated by a scalar load/store instruction issued from the instruction issuing unit with the store interval block address held by the interval holding unit. If the block address falls within the range of the store interval block addresses, the passing control unit causes processing for the scalar load/store instruction to wait until the vector store instruction is finally issued from the instruction issuing unit and processed. When a vector store instruction is tentatively issued from the instruction issuing unit, the nullification processing unit nullifies block data present in a store cache memory of a buffer storing unit of the apparatus and corresponding to a store address of the vector store instruction.
Corporation Nec
Smart & Biggar
LandOfFree
Data processing apparatus nulling scalar cache memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing apparatus nulling scalar cache memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing apparatus nulling scalar cache memory will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1681914