Data processing apparatus with parallel encoded priority

Details Data processing apparatus with parallel encoded priority Data processing apparatus with parallel encoded priority

G - Physics

06

F

340/89

G06F 1/00 (2006.01) G06F 3/00 (2006.01) G06F 13/374 (2006.01) H04L 17/00 (2006.01)

Patent

CA 1145005

Abstract of the Disclosure A parallel encoded priority apparatus, and method of operation for use in data processing systems having a number of units. Each of the units within the priority configuration includes a parallel encoded priority circuit. Each of the parallelpriority circuits are interconnected by a common encoded parallel priority bus. The encoded parallel priority bus carries parallel priority signals indicating the priority level of any unit requesting access. If a unit requesting access has a lower priority than indicated on the parallel priority bus, that requesting unit is inhibited from obtaining access. If a requesting unit has higher priority than the signals on the parallel priority bus, that unit in turn causes the priority bus to be switched to the higher priority level. After the signals on the priority bus are switched to a higher priority level, any requests of a lower priority unit will not be honored. A-33551/DEL

362104

Affiliated with

Also associated with

Rating

Data processing apparatus with parallel encoded priority does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processing apparatus with parallel encoded priority, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing apparatus with parallel encoded priority will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-129413