Data processing machine with improved cache memory management

Details Data processing machine with improved cache memory management Data processing machine with improved cache memory management

G - Physics

06

F

354/241

G06F 12/08 (2006.01)

Patent

CA 1175581

ABSTRACT A data processing machine in which the cache operating cycle is divided into two subcycles dedicated to mutually exclusive operations. The first subcycle is dedicated to receiving a central processor memory read request, with its address. The second subcycle is dedicated to every other kind of cache operation, in particular either (a) receiving an address from a peripheral processor for checking the cache contents after a peripheral processor write to main memory, or (b) writing anything to the cache, including an invalid bit after a cache check match condition, or data after either a cache miss or a central processor write to main memory. The central processor can continue uninterruptedly to read the cache on successive central processor microinstruction cycles, regardless of the fact that the cache contents are being "simultaneously" checked, invalidated or updated after central processor writes. After a cache miss, although the central processor must be stopped to permit updating, it can resume operations a cycle earlier than is possible without the divided cache cycle.

393741

Affiliated with

Also associated with

Rating

Data processing machine with improved cache memory management does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processing machine with improved cache memory management, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing machine with improved cache memory management will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1296420