Data processing system architecture

Details Data processing system architecture Data processing system architecture

G - Physics

06

F

354/234

G06F 13/18 (2006.01)

Patent

CA 1216366

ABSTRACT Data processing system architecture in which a central processing unit CPU and a plurality of input/output processors (I/OP) said I/OP being connected in parallel through a BUS can have access to a common working memory, under control of a memory access control unit, through a set of tridirectional gates directly connecting memory to the CPU or to the BUS without interposition of registers, drivers, receivers, except said tridirectional gates, between internal CPU channel and memory channel. Control unit periodically monitors, in sychronism with internal CPU cycles if memory access requests from the I/OP are pending and, missing such requests, CPU may activate memory cycles in synchronism with its internal cycles without preamble dialogue and access waiting time. If the I/OP memory access requests are pending, control unit grants access to one I/OP on priority basis, activates a memory cycle and monitors in time relation with the memory cycle if other I/OP memory access requests are pending, further granting memory access without delay at the end of the memory cycle. In the absence of further I/O memory access requests, control unit resychronizes its memory access request monitoring with the CPU internal cycles.

466248

Affiliated with

Also associated with

Rating

Data processing system architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processing system architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing system architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1216630