Data slicing system for hdtv receiver

Details Data slicing system for hdtv receiver Data slicing system for hdtv receiver

H - Electricity

04

N

H04N 7/12 (2006.01) H04L 25/06 (2006.01) H04L 25/49 (2006.01)

Patent

CA 2104183

ABSTRACT OF THE DISCLOSURE A receiver for receiving transmitted digital signals including either two level or four level symbols that are interleaved in a predetermined pattern in a frame format consisting of a plurality of successive data segments. The symbols are converted into ten bit numbers that are soft sliced to generate four bit numbers representing ranges of values within which each ten bit number may fall. The data represented by the four bit numbers is deinterleaved, a birate flag is generated that identifies that nature of each four bit number, i.e. whether it represents a two level symbol or a four level symbol, and a hard slicer operates, in response to the birate flag, for converting each of the four bit numbers to corresponding two bit binary outputs.

Affiliated with

Also associated with

Rating

Data slicing system for hdtv receiver does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data slicing system for hdtv receiver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data slicing system for hdtv receiver will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-2030257