Deadlock detection and resolution scheme

Details Deadlock detection and resolution scheme Deadlock detection and resolution scheme

H - Electricity

04

L

340/84

H04L 5/14 (2006.01) G06F 13/40 (2006.01)

Patent

CA 1194576

- 29 - DEADLOCK DETECTION AND RESOLUTION SCHEME Abstract In a communication system which includes a plurality of stations interconnected for communications by a first bus, a second station includes a device, such as a processor, and a resource, such as a memory or a peripheral unit, interconnected for communication by a second bus . An interface mechanism connecting the first bus with the second bus allows the device to access the first bus over the second bus, and allows a first station to access the resource via the first and second buses. Deadlock detection circuitry detects cotemporaneous attempts by the device to access the first bus and attempts by the first station to access the resource. Deadlock resolution circuitry responds to deadlock detection by disconnecting the device from the second bus to allow the first station to access the resource, and by reconnecting the device to the second bus when the first station ceases to access the resource. If the device is operating under program control, the deadlock detection and resolution are transparent to the program.

435239

Affiliated with

Also associated with

Rating

Deadlock detection and resolution scheme does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Deadlock detection and resolution scheme, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Deadlock detection and resolution scheme will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1296085