H - Electricity – 03 – K
Patent
H - Electricity
03
K
328/126
H03K 5/01 (2006.01) H03K 5/1252 (2006.01) H03K 17/16 (2006.01)
Patent
CA 1210827
Abstract Debounce Circuit Providing Synchronously Clocked digital Signals An improved debouncer circuit is disclosed for providing debounced, synchronously clocked digital signals from a single-throw switch, as for instance, of the momentary contact type. A signal, variable between two logic levels, is provided by the switch for input to the debouncer circuitry. that input signal is applied as one input to an EXCLUSIVE OR gate, the other input to that gate being fed back from the Q output terminal of an output data latch having complementary Q and Q* output terminals. The Q* output terminal of the data latch is connected to the D input of that latch such that a synchronous clocking signal appearing at the clock input of the data latch serves to toggle the states of the Q and Q* output terminals. The signal appearing at either one of the output terminals Q, Q* of the output data latch may be used as the debouced signal provided to other circuitry, depending upon signal polarity needs.
463854
Essex Group Inc.
Ogilvy Renault Llp/s.e.n.c.r.l.,s.r.l.
LandOfFree
Debounce circuit providing synchronously clocked digital... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Debounce circuit providing synchronously clocked digital..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Debounce circuit providing synchronously clocked digital... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1220472