Decoder for subsampled video signal

Details Decoder for subsampled video signal Decoder for subsampled video signal

H - Electricity

04

N

350/33

H04N 7/12 (2006.01) H04N 7/015 (2006.01) H04N 11/04 (2006.01)

Patent

CA 2008000

ABSTRACT OF THE DISCLOSURE Disclosed is an intrafield interpolation circuit for interpolating pixel signals between pixel signals sampled based on Multiple Sub-nyquist Sampling Encoding (MUSE). There are provided in this interpolation circuit switches (S4a, S4b, S4c) for selecting pixel signals from delay elements (33h, 33i, 33j). Since these switches axe controlled at a suitable timing, correct pixel signals obtained by an operation are interpolated between the sampled pixel signals. In addition, since pixel signals required only for an interpolation processing are handled, multipliers require half the operation speed of a conventional circuit, resulting in an enhanced reliability in operation.

Affiliated with

Also associated with

Rating

Decoder for subsampled video signal does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Decoder for subsampled video signal, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decoder for subsampled video signal will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1675768