Decoding multiple specifiers in a variable length...

Details Decoding multiple specifiers in a variable length... Decoding multiple specifiers in a variable length...

G - Physics

06

F

354/67, 354/230.

G06F 9/38 (2006.01) G06F 9/30 (2006.01) G06F 9/318 (2006.01) G06F 9/34 (2006.01)

Patent

CA 1324671

DECODING MULTIPLE SPECIFIERS IN A VARIABLE LENGTH INSTRUCTION ARCHITECTURE ABSTRACT An instruction decoder for a pipelined data processing unit simultaneously decodes two source specifiers and one destination specifier. All three of the specifiers can be register specifiers in which the specified operand is the content of a specified register. Any one of the specifiers can be a complex specifier designating an index register, a base register, and a displacement. Any one of the source specifiers can specify short literal data. Data for locating the two source operands and the destination operand are transmitted over parallel buses to an execution unit, so that most instructions are executed at a rate of one instruction per clock cycle. The complex specifier can have a variable length determined by its data type as well as its addressing mode. In particular, the complex specifier may specify a long length of extended immediate data that is received through the instruction buffer over a number of clock cycles.

605969

Affiliated with

Also associated with

Rating

Decoding multiple specifiers in a variable length... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Decoding multiple specifiers in a variable length..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decoding multiple specifiers in a variable length... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1229990