Demodulation circuit for phase modulated signals

Details Demodulation circuit for phase modulated signals Demodulation circuit for phase modulated signals

H - Electricity

03

D

H03D 3/00 (2006.01) H03L 7/099 (2006.01) H04L 7/02 (2006.01) H04L 7/027 (2006.01) H04L 7/033 (2006.01) H04L 27/233 (2006.01) H04L 27/00 (2006.01)

Patent

CA 2054247

A digital output of a quasi-coherent detection circuit is M-th power multiplied and then processed by a set of digital filters to generate signals for coherent detection and clock interpolation. The digital output of the quasi- coherent detection circuit is also fed, through a delay circuit, to coherent detection circuit which in turn processes the digital output of the quasi-coherent detection circuit, using the coherent detection signal. Timing error information indicative of the difference between phases of an interpolated clock and the interpolation signal determines the weighting factor of data interpolation channel filter which in turn interpolate and output coherent-detected data signal.

Affiliated with

Also associated with

Rating

Demodulation circuit for phase modulated signals does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Demodulation circuit for phase modulated signals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Demodulation circuit for phase modulated signals will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1834879