Demultiplexer circuit

Details Demultiplexer circuit Demultiplexer circuit

H - Electricity

04

J

363/13

H04J 3/06 (2006.01) H04J 3/08 (2006.01) H04M 3/56 (2006.01)

Patent

CA 1203648

- 20 - DEMULTIPLEXER CIRCUIT Abstract A demultiplexer circuit which extracts from an incoming time division multiplexed digital bit stream any combination of PCM encoded words or data bits, irrespective of the rate of latter or the position of the data bits in a given channel or channels. The demultiplexer circuit includes a random access memory for storing information as to the bit(s) to be demultiplexed out of the incoming digital bit stream. A counter operates in synchronism with the received bit stream and the output thereof serves to access the random access memory to provide output signals indicative of the bit(s) carrying information for the subscriber station. These output signals are utilized to read the digital signals intended for said station into other random access memory. A summing circuit is coupled to the input of said other memory so that conference calls are summed in real time. The digital signals are then read out of the other memory at a steady rate, with a stored data signal being similarly outputted irrespective of the rate of the signal or its position in a given channel or channels.

432756

Affiliated with

Also associated with

Rating

Demultiplexer circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Demultiplexer circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Demultiplexer circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1290206