H - Electricity – 04 – J
Patent
H - Electricity
04
J
H04J 3/06 (2006.01) H03K 5/00 (2006.01) H03K 5/135 (2006.01) H03K 5/14 (2006.01) H03K 5/15 (2006.01) H04J 3/04 (2006.01) H04L 7/033 (2006.01)
Patent
CA 2139237
The invention i.a. relates to a bit demultiplexing circuit, comprising an internal clock generator which by means of a reference clock generates a number of accurately mutually time delayed clock signals. Clock aligning means are controlled by incoming serial data for providing, by means of the time delayed clock signals, a number of differently phased clock signals, the phase positions of which are set in dependence of said phase position of incoming data. First demultiplexing means clock, by means of said differently phase clock signals, incoming serial data to a parallel data flow. Second demultiplexing means align, by means of one of the differently phased clock signals, this data flow to outgoing parallel data. The invention also relates to a multiplexing circuit and delay line and clock multiplying circuits.
Marks & Clerk
Telefonaktiebolaget Lm Ericsson
LandOfFree
Demultiplexor circuit, multiplexor circuit, delay line... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Demultiplexor circuit, multiplexor circuit, delay line..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Demultiplexor circuit, multiplexor circuit, delay line... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1987767