G - Physics – 05 – F
Patent
G - Physics
05
F
G05F 3/26 (2006.01)
Patent
CA 2302908
The invention relates to a differential current mirror circuit with low or eliminated differential current offset. The circuit comprises first and second input transistors Q1i and Q2i whose physical layout is being matched and emitters connected together to a first reference voltage V ref1 through an input resistance means Ri; first and second output transistors Q1o and Q2o whose physical layout is being matched and emitters connected together to a second reference voltage V ref2 through an output resistance means R o; collector and base of the first (second) input transistor Q1i (Q2i) being connected to the base of the first (second) output transistor Q1o (Q2o) and to a first (second) input current terminal to which a first (second) input current i1i (i2i) is being supplied; and collector of the first (second) output transistor Q1o (Q2o) being connected to a first (second) output current terminal generating first (second) output current i1o (i2o). By using only one input and one output regeneration resistors and providing that the layout of the input and output transistors is matched in pairs, the output differential current offset of the circuitry is eliminated. A cascade of differential current mirror connected in series is also provided.
Fortin Jean-Pierre
Nortel Networks Corporation
Nortel Networks Limited
LandOfFree
Differential current mirror with low or eliminated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Differential current mirror with low or eliminated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Differential current mirror with low or eliminated... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1403002