G - Physics – 06 – F
Patent
G - Physics
06
F
354/225
G06F 11/00 (2006.01) G06F 11/14 (2006.01) H03M 13/00 (2006.01) H04L 1/00 (2006.01)
Patent
CA 1095174
Case 04-4071-U.S. APPLICATION OF JAMES A. HOGAN AND MORTON SKLAROFF DIGITAL COMPUTER MONITORING AND RESTART CIRCUIT ABSTRACT A digital computer monitoring and restart circuit monitors the presence of periodic output signals from the digital computer by a missing pulse detector. When the detector senses a missing output signal from the computer, it indicates this detection operation by an output signal representation of the fact that the computer is not operat- ing. In response to this output signal a restart pulse is generated by a restart pulse generator and is applied to the computer to restart the computer and to reset the monitoring circuit Concurrently, a five-second timer circuit is started. While the timer circuit is operating over its five-second interval, if the monitoring circuit produces another output signal indicating that the computer is not operating, the five-second timer is stopped and an- other restart operation is not attempted. If the five- second timer is allowed to run to the end of the five- second interval without the detection of a computer outage, the monitoring and restart circuit is reset by the five- second timer to an initial state indicative of the continu- ing operation of the computer while awaiting a subsequent computer outage.
282725
Hogan James A.
Sklaroff Morton
Honeywell Inc.
Smart & Biggar
LandOfFree
Digital computer monitoring and restart circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital computer monitoring and restart circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital computer monitoring and restart circuit will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-230960