Digital data processor with fault tolerant bus protocol

Details Digital data processor with fault tolerant bus protocol Digital data processor with fault tolerant bus protocol

G - Physics

06

F

354/225.2

G06F 11/14 (2006.01) G06F 11/00 (2006.01) G06F 11/20 (2006.01)

Patent

CA 1180453

-1- FAULT-TOLERANT COMPUTER SYSTEM ABSTRACT A fault-tolerant computer system provides information transfers between the units of a computing module, including a processor unit and a memory unit and one or more peripheral control units, on a bus structure common to all the units. Information-handling parts of the system, both in the bus structure and in each unit, can have a duplicate partner. Error detectors check the operation of the bus structure and of each system unit to provide information transfers only on fault-free bus conductors and between fault-free units. The computer system can operate in this manner essentially without interruption in the event of faults by using only fault-free conductors and functional units. Arbitration circuits of unusual speed and simplicity provide units of the computing module with access to the common bus structure according to the priority of each unit. The units of a module check incoming and outgoing signals for errors, signal other module units of a detected error, and disable the unit from sending potentially erroneous information onto the bus structure.

412672

Affiliated with

Also associated with

Rating

Digital data processor with fault tolerant bus protocol does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital data processor with fault tolerant bus protocol, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital data processor with fault tolerant bus protocol will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1210083