H - Electricity – 03 – M
Patent
H - Electricity
03
M
H03M 1/14 (2006.01) H03M 1/10 (2006.01) H03M 1/16 (2006.01)
Patent
CA 2042142
RD-19,423 DIGITAL ERROR CORRECTION SYSTEM FOR SUBRANGING ANALOG-TO-DIGITAL CONVERTERS ABSTRACT OF THE DISCLOSURE A general architecture to correct conversion errors of a multi-stage, pipelined subranging analog-to-digital (A/D) converter includes cascaded stage, each stage generating a binary conversion signal representing the nearest quantized level below that of the analog input signal and a residual analog signal applied to the next conversion stage. The binary conversion signal from each stage addresses individual or common look-up tables providing a compensated binary signal selected to compensate for nonidealities of the A/D converter components. The compensated binary signals from the look-up tables provide a corrected output signal when summed together. A simple method of calibration for the A/D converter makes use of a least-mean-squared adaptation algorithm. The A/D converter accommodates practical circuit nonidealities such as component mismatching, gain error and voltage offsets, and handles high levels of amplifier nonlinearity. The architecture is applicable to any subranging converter with arbitrary numbers of stages and bits per stage.
Company General Electric
Craig Wilson And Company
Ribner David B.
LandOfFree
Digital error correction system for subranging... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital error correction system for subranging..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital error correction system for subranging... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1448742