G - Physics – 06 – F
Patent
G - Physics
06
F
354/167
G06F 7/52 (2006.01)
Patent
CA 1219955
ABSTRACT OF THE DISCLOSURE There is provided a digital multiplying circuit in a parallel multiplying circuit which can multiply an input which changes at a high data rate by the pipeline processing. A multiplicand is inputted to this circuit. Partial product signal generating circuits of the number corresponding to only the number of partial product signals which are needed are provided. The partial product signal generating circuits produce the partial product signals in accordance with the state of predetermined bits of a multiplier. Each partial product signal is added, thereby obtaining a multiplication output of the multiplicand. The pipeline processing is performed in the adding operation of each partial product signal. The multiplier and multiplicand are delayed. The predetermined partial product signal generating circuits are arranged immediately before the adders which need the partial product signals, thereby obtaining the partial product. With this digital multiplying circuit, the total number of bits of registers is reduced and the circuit scale is made small.
463341
Iwase Seiichiro
Yamazaki Takao
Gowling Lafleur Henderson Llp
Sony Corporation
LandOfFree
Digital multiplying circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital multiplying circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital multiplying circuit will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1317581