Digital phase-locked loop

Details Digital phase-locked loop Digital phase-locked loop

H - Electricity

03

L

328/28

H03L 7/00 (2006.01) G11B 5/09 (2006.01) G11B 20/14 (2006.01) H03L 7/099 (2006.01)

Patent

CA 1186752

ABSTRACT OF THE DISCLOSURE A phase-locked loop is implemented using strictly digital techniques. The average frequency of the input signal is first sampled by counting the number of pulses from a clock source which occur during a predetermined number of occurrences of the input signal. Thereafter, the number of pulses counted is divided by the number of cycles of the input signal which occurred during the counting period to determine an average number of pulses per input signal cycle. The number of pulses which occur between successive cycles of the input signal are then counted and compared against the previously determined average. A count which differs from the average indicates a change in phase of the input signal, and after appropriate weighting, is used to update the average to a new average. An output signal is produced when the number of pulses counted during a cycle of the input signal equals the average number of pulses determined to occur between successive cycles of the input signal.

400578

Affiliated with

Also associated with

Rating

Digital phase-locked loop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital phase-locked loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital phase-locked loop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1280061