Digital phase-locked loop (pll)

Details Digital phase-locked loop (pll) Digital phase-locked loop (pll)

H - Electricity

03

L

H03L 7/18 (2006.01) H03L 7/087 (2006.01) H03L 7/099 (2006.01) H03L 7/191 (2006.01) H04J 3/06 (2006.01) H04L 12/56 (2006.01)

Patent

CA 2175133

Using positive-phase or negative-phase clocks of phase count clock Pf0, a number M of multilevel quantized phase comparators output as values quantized in multiple levels the phase differences of output signals outputted from first and second N-stage frequency dividers wherein input clocks and output clocks, respectively, of a digital PLL have been N- stage frequency divided and moreover, divided into M groups. An adder adds this phase difference information and outputs advanced pulses or delayed pulses. An N1 counter counts up in response to advanced pulses and both outputs an increment pulse and undergoes setting to initial value N1 upon counting up to 2N1. In response to delayed pulses, the N1 counter counts down, and upon counting down to "0" both outputs a decrement pulse and undergoes setting to initial value N1.

Affiliated with

Also associated with

Rating

Digital phase-locked loop (pll) does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital phase-locked loop (pll), we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital phase-locked loop (pll) will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1827393