Digital processor for two's complement computations

G - Physics – 06 – F

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

G06F 7/544 (2006.01) G06F 15/76 (2006.01) G06F 15/80 (2006.01) G06F 17/16 (2006.01)

Patent

CA 2051404

2051404 9013867 PCTABS00002 A digital processor (10) for two's complement computations incorporates an array (12*) of multiplier cells (12) each having the one-bit gated full adder logic function. The array (12*) has nearest-neighbour connections (16, 18, 20) containing clock-activated latches (42, 44, 50) for bit propagation. On each clock cycle, the cells (12) receive input data, carry and cumulative sum bits. Each cell (12) adds the carry and cumulative sum bits to the product of the data bit and a respective coefficient digit associated with the relevant cell (12). Data bits pass along array rows and sum bits accumulate in cascade down array columns. Carry bits are recirculated. Each coefficient digit is expressed as a sign bit and at least one magnitude bit consisting of or including a level bit. Each cell (12) includes multiplicative gating means (58, 62) responsive to the sign and level bits, and carry feedback means (60, 66) responsive to a least significant data bit flag to substitute the sign bit for a carry feedback bit. Each coefficient digit may include an additional magnitude bit expressed as a shift bit and employed to select multiplicand data bit significance, the gating means (58, 62) being responsive to flag bits to eliminate unwanted sign extension bit products. The processor (10 or 200) may include accumulating means (14 or 214) incorporating gates (90, 98 or 292, 298, 336) responsive to flag bits and arranged to eliminate unwanted result sign extension bits.

LandOfFree

Say what you really think

Search LandOfFree.com for Canadian inventors and patents. Rate them and share your experience with other people.

Rating

Digital processor for two's complement computations does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital processor for two's complement computations, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital processor for two's complement computations will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFCA-PAI-O-1766743

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.