H - Electricity – 04 – J
Patent
H - Electricity
04
J
363/13, 328/87
H04J 3/07 (2006.01) H04J 3/06 (2006.01)
Patent
CA 2036162
An incoming data signal including so-called gaps is synchronized to a new outgoing clock signal by employing a single elastic store and a smooth writeaddress. An elastic store write address is generated in response to an incoming clock signal and is inhibited from advancing during the gaps in the incoming data signal. A smooth clock signal is obtained by appropriately dividing the incoming clock signal by a value dependent on the duration of the gaps in a predetermined portion of the incoming data signal. The smooth clock signal is used to control a counter to generate a smooth write address. The smooth write address is supplied to a phasedetector. An adjusted read address is generated in response to the new outgoing clock signal and is supplied to the elastic store and to the phase detector. A counter used to generate the adjusted read address is inhibited from advancing during intervals in which gaps are to appear in the output data signal from the elastic store. A stuff decision is made at predetermined stuff decision points which are strategically placed relative to the positions of the gaps to be inserted in the outgoing data signal so that apparent jumps in a write-read separate signal generated by phase detector do not affect the stuff decision.
American Telephone And Telegraph Company
Kirby Eades Gale Baker
LandOfFree
Digital signal synchronization employing single elastic store does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital signal synchronization employing single elastic store, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital signal synchronization employing single elastic store will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1975020