Digital word-serial multiplier circuitry

Details Digital word-serial multiplier circuitry Digital word-serial multiplier circuitry

G - Physics

06

F

354/182

G06F 7/52 (2006.01)

Patent

CA 2012808

A word serial multiplier includes a first circuit loop for loading a parallel-bit multiplier, and in response to a clock signal sequentially produces a gate signal corresponding to a sequence of bits of the multiplier sample in descending order of significance. A second circuit loop loads a multiplicand sample and in response to the clock signal successively divides the multiplicand sample by the factor two. The more significant bits, exclusive of the least significant bit, of the divided multiplicand sample are coupled to a gating circuit. The gating circuit passes the more significant bits to the input of an accumulator if the corresponding bits of the gate signal exhibit a predetermined state. After a number of cycles of the clock signal, corresponding to the number of bits m of the multiplier sample, the accumulator produces a scaled product equal to the multiplicand times the multiplier times the scale factor of 2-(m-1).

Affiliated with

Also associated with

Rating

Digital word-serial multiplier circuitry does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital word-serial multiplier circuitry, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital word-serial multiplier circuitry will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1747770