G - Physics – 06 – F
Patent
G - Physics
06
F
G06F 9/455 (2006.01)
Patent
CA 2455479
A method and system for emulating instructions of legacy microprocessors which execute a compiled high-ordered language, such as C/Ct-r, in which the compiled code is structured such that data and instructions segments are segregated. In order to improve the real-time performance of the system, legacy instructions are directly mapped to equivalent instructions of the host processor where possible. Additional techniques may optionally be employed to further increase the real-time performance of the system. By utilizing the direct mapping of the legacy instructions to host instructions, the emulation system in accordance with the present invention provides increased real-time performance for relatively modern RISC microprocessors.
Cannon William J.
Hoerig Timothy R.
Ward Paul D.
Zwirner Eric W.
Gowling Lafleur Henderson Llp
Northrop Grumman Corporation
LandOfFree
Direct instructions rendering emulation computer technique does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Direct instructions rendering emulation computer technique, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Direct instructions rendering emulation computer technique will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1456058